It is not possible to calculate quantum cost without implementation of reversible logic. This paper propose a new design for BCD adder that optimized in terms of. Design 1 of Reversible BCD adder With Input Carry. 70 .. The first contribution of this dissertation is the design of a new reversible gate namely the TR. Objectives: Proposed a novel GDI (Gate Diffusion Input) based low power BCD adder to improve the performance further compared with existing BCD adder.

Author: Kigashura Dijora
Country: Japan
Language: English (Spanish)
Genre: Career
Published (Last): 8 March 2012
Pages: 293
PDF File Size: 16.8 Mb
ePub File Size: 7.76 Mb
ISBN: 642-9-73661-488-3
Downloads: 23183
Price: Free* [*Free Regsitration Required]
Uploader: Samuramar

Genetic Algorithm GA is also used to oppose to binary arithmetic deeign some of decimal synthesize and optimize a reversible or quantum logic fractions can not be represented precisely [1]. These are information about BCD adders, reversible logic, using genetic algorithms to synthesize a reversible circuit and the DC concept. We use it in the optimal synthesis of conditions.

Having a total of 5 outputs it requires adding one DC input in order to maintain the equal number of inputs and outputs.

For overDetector he used a circuit of good chromosomes for reproduction of the next depicted in Fig. Each of A reversible gate has an equal edsign of inputs these gates is universal, i. Optimization of reversible Sequential Circuits. Help Center Bcc new research papers in: A chromosome rwversible a complete reversible or simultaneously. Finally, in the third part, if the output of detector P Fig. Log In Sign Up.

The mutation operator applies Hafiz used two NG gates to design a full adder. We have used the designs which we proposed in this paper. An Algorithm for Synthesis of Reversible Architecture, Many gates may be used in the synthesis. This obtained, many universal gates can be used for circuit has 4 gates with QC of 6. A qubit is a unit of quantum information.


Remember me on this computer. These occur when some DC inputs for the reversible logic circuits [15]. In [12], the DCs in a reversible function or quantum or logic gates that are needed to re alize the circuit are classified into three types: Cells and Full Adders. Proceedings of the 16th for quantum computation. Figure 1 illustrates three parts revedsible a BCD adder: Actually, addet has constant input because its value is not varying in the one target output as the same as the Toffoli gate larger circuit.

Fredkin E, Toffoli T. A new quantum ripple-carry addition circuit. Article Tools Print this article. After defining the chromosome structure, we Design and optimization of the reversible BCD define a population of chromosomes and apply three Adder: Reversilbe Journal of Computational Engineering Research.

Detector part is a circuit optimized FAs can be used. We have added the other A2 Q2 parts of our subtractor design to this design to show a A3 Q3 comparison. In variables of search space have to be coded to a string of the other words, a circuit may have DC conditions bits, named chromosome.

If the B input in Fig. Irreversibility and heat Methodology of Future Computing Technologies, generation in the computing process. K Jha, decimal adder circuit.

Since there are no repeated patterns in the many advantages to the other synthesis methods. From This Paper Figures, tables, and topics from this paper.


Topics Discussed in This Paper. The QC of hcd circuit is A distinguish between reversible and conventional logic gates. The third up to the last fields are outputs. If the synthesis algorithm ignores these DCs, it location of r inputs of the gate.

A new reversible design of BCD adder – Semantic Scholar

American Journal of Applied Sciences, 6. In the second part, the overdetector recognizes if the result of the first part is more than 9 or not. Reversible are circuits gates in which Then the main contribution of paper is presented. Showing of 13 references.

A new reversible design of BCD adder

Based on GA synthesis algorithm, a software is R1 … Rn Gate 1 Gate 2 … Gate m developed in this research which can synthesize a given function by using each of mentioned gates separately, Fig. DC inputs, DC circuit [9]. Block diagram of a BCD adder garbage outputs [8]. Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs Himanshu ThapliyalN.

Two implementations of FA generated and optimized by GA: As a result of the one avder input and four additional outputs, the truth table of the reversible function bcs one DC input, four DC outputs and 16 DC conditions.

Adder electronics Search for additional papers on this topic. Thapliyal H, Ranganathan N.